



**TET ESTEL AS**  
ESTONIA

**June  
2013**

**Series  
T553-630**

**Phase Control Press-Pack  
Thyristor  
Type T553-630**

Distributed amplifying gate  
Designed for traction and industrial applications

Maximum mean on-state current	I <sub>TAV</sub>	630 A
Maximum repetitive peak off-state and reverse voltage	U <sub>DRM</sub>	3400 ÷ 4400 V
Turn-off time	t <sub>q</sub>	320; 400; 500 µs
U <sub>DRM</sub> , U <sub>RRM</sub> , V	3400	3600
Voltage code	34	36
T <sub>vj</sub> , °C	- 60 ÷ 125	

**MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters		Units	T553-630	Conditions
I <sub>TAV</sub>	Mean on-state current	A	630 1120	T <sub>c</sub> =94 °C, T <sub>c</sub> =55 °C, 180° half-sine wave, 50 Hz
I <sub>TRMS</sub>	RMS on-state current	A	989	T <sub>c</sub> =94 °C
I <sub>TSM</sub>	Surge on-state current	kA	14 15,4	T <sub>vj</sub> =125°C T <sub>vj</sub> =25°C
I <sup>2</sup> t	Limiting load integral	kA <sup>2</sup> s	980 1185	T <sub>vj</sub> =125°C T <sub>vj</sub> =25°C
U <sub>DRM</sub> , U <sub>RRM</sub>	Repetitive peak off-state and reverse voltage	V	3400÷4400	T <sub>j min</sub> ≤T <sub>vj</sub> ≤T <sub>jM</sub> 180° half-sine wave, 50 Hz Gate open
U <sub>DSM</sub> , U <sub>RSR</sub>	Non-repetitive peak off-state and reverse voltage	V	3500÷4500	T <sub>j min</sub> ≤T <sub>vj</sub> ≤T <sub>jM</sub> 180° half-sine wave tp=10 ms, Single pulse Gate open
(d <sub>i</sub> /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	630 320	T <sub>vj</sub> =125°C ; U <sub>d</sub> =0,67 U <sub>DRM</sub> , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U <sub>RGm</sub>	Peak reverse gate voltage	V	5	T <sub>j min</sub> ≤T <sub>vj</sub> ≤T <sub>jM</sub>
T <sub>stg</sub>	Storage temperature	°C	-60÷80	
T <sub>vj</sub>	Junction temperature	°C	-60÷125	

**CHARACTERISTICS**

U <sub>TM</sub>	Peak on-state voltage	V	2,3	T <sub>vj</sub> =25°C, I <sub>TM</sub> =3,14 I <sub>TAV</sub>
U <sub>T(TO)</sub>	Threshold voltage	V	1,4	T <sub>vj</sub> =125°C
R <sub>T</sub>	On-state slope resistance	mΩ	0,57	1,57 I <sub>TAV</sub> < I <sub>T</sub> <4,71 I <sub>TAV</sub>
I <sub>DRM</sub> I <sub>RRM</sub>	Repetitive peak off-state and reverse current	mA	100 100	T <sub>vj</sub> =125°C, U <sub>d</sub> =U <sub>DRM</sub> U <sub>r</sub> =U <sub>RRM</sub>

CHARACTERISTICS					
Symbols and parameters		Units	T553-630	Conditions	
I <sub>L</sub>	Latching current	A	6	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs	
I <sub>H</sub>	Holding current	A	1,0	Tvj=25°C, UD=12V, Gate open	
UGT	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C	UD=12V
IGT	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C	
UGD	Gate non-trigger direct voltage	V	0,25	Tvj=125°C, UD = 0,67 U <sub>DRM</sub>	
IGD	Gate non-trigger direct current	mA	10	Direct gate current	
t <sub>gd</sub>	Delay time	μs	4,0	Tvj=25°C, UD=500V IT <sub>M</sub> = 630 A	
t <sub>gt</sub>	Turn-on time	μs	12	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs	
t <sub>q</sub>	Turn-off time	μs	320÷500	Tvj=125°C, IT <sub>M</sub> =630 A di <sub>R</sub> /dt=10 A/μs, U <sub>R</sub> =100V UD = 0,67 U <sub>DRM</sub> du <sub>D</sub> /dt=50 V/μs	
Q <sub>rr</sub>	Recovered charge	μC	2500	Tvj=125°C, IT <sub>M</sub> =630 A dir/dt=10 A/μs, UR=100V	
t <sub>rr</sub>	Reverse recovery time	μs	36		
I <sub>rrm</sub>	Peak reverse recovery current	A	139	Tvj=125°C, UD = 0,67 U <sub>DRM</sub> Gate open	
(dU/dt) <sub>crit</sub>	Critical rate of rise of off-state voltage	V/μs	500 1000		
R <sub>thjc</sub>	Thermal resistance junction to case	°C/W	0,021	Direct current, double side cooled	

ORDERING						
	T	553	630	40	7	H2
	1	2	3	4	5	6

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (40=4000 V).
- Critical rate of rise of off-state voltage ( $6 \geq 500 \text{ V/}\mu\text{s}$ ,  $7 \geq 1000 \text{ V/}\mu\text{s}$ ).
- Group of turn-off time ( $\text{du}_D/\text{dt}=50 \text{ V/}\mu\text{s}$ ,  $1 \leq 500 \mu\text{s}$ ,  $\text{H2} \leq 400 \mu\text{s}$ ,  $\text{K2} \leq 320 \mu\text{s}$ ).

