



TET ESTEL AS
ESTONIA

**June
2013**

**Series
T543-400**

**Phase Control Press-Pack
Thyristor
Type T543-400**

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	400 A
Maximum repetitive peak off-state and reverse voltage	U_{DRM}	3600 ÷ 4600 V
Turn-off time	U_{RRM}	t_q
		400; 500 µs
U _{DRM} , U _{RRM} , V	3600	3800
Voltage code	36	38
Tvj, °C	38	40
	42	44
	46	46
	- 60 ÷ 125	

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T543-400	Conditions
I _{TAV}	Mean on-state current	A	400 625	Tc=89 °C, Tc=55 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	628	Tc=89 °C
I _{TSM}	Surge on-state current	kA	7,0 7,7	Tvj=125°C Tvj=25°C
I ² t	Limiting load integral	kA ² s	245 296	Tvj=125°C Tvj=25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	3600÷4600	Tj min≤Tvj≤Tjm 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSM}	Non-repetitive peak off-state and reverse voltage	V	3700÷4700	Tj min≤Tvj≤Tjm 180° half-sine wave tp=10 ms, Single pulse Gate open
(di _t /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	400 200	Tvj=125°C ; Ud=0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGm}	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tjm
T _{stg}	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷125	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	2,5	Tvj=25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,35	Tvj=125°C
R _T	On-state slope resistance	mΩ	1,25	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{DRM} I _{RRM}	Repetitive peak off-state and reverse current	mA	90 90	Tvj=125°C, UD = U _{DRM} UR = U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	T543-400	Conditions
I _L	Latching current	A	1	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
I _H	Holding current	A	0,6	Tvj=25°C, UD=12V, Gate open
U _{GT}	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C UD=12V
I _{GT}	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C
U _{GD}	Gate non-trigger direct voltage	V	0,25	Tvj=125°C, UD = 0,67 U _{DRM} Direct gate current
I _{GD}	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	μs	3,2	Tvj=25°C, UD=500V ITM = 400 A
t _{gt}	Turn-on time	μs	12	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
t _q	Turn-off time	μs	400÷500	Tvj=125°C, ITM=400 A di _R /dt=10 A/μs, UR=100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs
Q _{rr}	Recovered charge	μC	2500	Tvj=125°C, ITM=400 A dir/dt=10 A/μs, UR=100V
t _{rr}	Reverse recovery time	μs	37	
I _{RRM}	Peak reverse recovery current	A	135	
(dud/dt)crit	Critical rate of rise of off-state voltage	V/μs	500 1000	
R _{thjc}	Thermal resistance junction to case	°C/W	0,034	Direct current, double side cooled

ORDERING						
	T	543	400	42	7	1
	1	2	3	4	5	6

1. Phase control thyristor.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (42=4200 V).
5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$).
6. Group of turn-off time ($\text{du}_D/\text{dt}=50 \text{ V}/\mu\text{s}$, $H \leq 400 \mu\text{s}$, $1 \leq 500 \mu\text{s}$).



Mounting force : 13÷19 kN
Weight : 340 grams