



TET ESTEL AS
ESTONIA

**June
2013**

**Series
T473-1600**

**Phase Control Press-Pack
Thyristor
Type T473-1600**

Distributed amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	1600 A
Maximum repetitive peak off-state and reverse voltage	U_{DRM}	3000 ÷ 3600 V
Turn-off time	t_q	320; 400; 500 µs
U _{DRM} , U _{RRM} , V	3000	3200
Voltage code	30	32
T _{vj} , °C	- 60 ÷ 125	

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T473-1600	Conditions
I _{TAV}	Mean on-state current	A	1600 2680	T _c =92 °C, T _c =55 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	2512	T _c =92 °C
I _{TSM}	Surge on-state current	kA	36 39	T _{vj} =125°C T _{vj} =25°C
I ² t	Limiting load integral	kA ² s	6480 7605	T _{vj} =125°C T _{vj} =25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	3000÷3600	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSRM}	Non-repetitive peak off-state and reverse voltage	V	3100÷3700	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave tp=10 ms, Single pulse Gate open
(dI/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	800 400	T _{vj} =125°C ; U _d =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGm}	Peak reverse gate voltage	V	5	T _{j min} ≤T _{vj} ≤T _{jM}
T _{stg}	Storage temperature	°C	-60÷80	
T _{vj}	Junction temperature	°C	-60÷125	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	2,05	T _{vj} =25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,15	T _{vj} =125°C
R _T	On-state slope resistance	mΩ	0,22	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{DRM} I _{RRM}	Repetitive peak off-state and reverse current	mA	150 150	T _{vj} =125°C, U _d =U _{DRM} U _r =U _{RRM}

CHARACTERISTICS					
Symbols and parameters		Units	T473-1600	Conditions	
I _L	Latching current	A	10	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs	
I _H	Holding current	A	0,3	Tvj=25°C, UD=12V, Gate open	
U _{GT}	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C	UD=12V
I _{GT}	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C	
U _{GD}	Gate non-trigger direct voltage	V	0,35	Tvj=125°C, UD = 0,67 U _{DRM} Direct gate current	
I _{GD}	Gate non-trigger direct current	mA	20		
t _{gd}	Delay time	μs	3,2	Tvj=25°C, UD=500V IT _M = 1600 A Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs	
t _{gt}	Turn-on time	μs	16		
t _q	Turn-off time	μs	320÷500	Tvj=125°C, IT _M =1600 A di _R /dt =10 A/μs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs	
Q _{rr}	Recovered charge	μC	6000	Tvj=125°C, IT _M =1600 A dir/dt=10 A/μs, UR=100V	
trr	Reverse recovery time	μs	45		
I _{RRM}	Peak reverse recovery current	A	265		
(dUD/dt)crit	Critical rate of rise of off-state voltage	V/μs	500 1000	Tvj=125°C, UD = 0,67 U _{DRM} Gate open	
R _{thjc}	Thermal resistance junction to case	°C/W	0,01	Direct current, double side cooled	

ORDERING							
T	473	1600	34	7	2		
1	2	3	4	5	6		

1. Phase control thyristor.
 2. Design version.
 3. Mean on-state current, A.
 4. Voltage code (34=3400 V).
 5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$).
 6. Group of turn-off time ($\text{d}u_D/\text{d}t = 50 \text{ V}/\mu\text{s}$, $1 \leq 500 \mu\text{s}$; $H2 \leq 400 \mu\text{s}$; $K2 \leq 320 \mu\text{s}$).



Mounting force : 36 ÷ 46 kN
Weight : 1200 grams