



TET ESTEL AS
ESTONIA

March
2016

Series
T443-500

Phase Control Press-Pack
Thyristor
Type T443-500

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	500 A			
Maximum repetitive peak off-state and reverse voltage	U_{DRM} U_{RRM}	2800 ÷ 3600 V			
Turn-off time	t_q	250; 320 μs			
U_{DRM}, U_{RRM}, V		2800	3000	3200	3400 3600
Voltage code		28	30	32	34 36
$T_{vj}, ^\circ C$		- 60 ÷ 125			

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T443-500	Conditions
I_{TAV}	Mean on-state current	A	500 760	$T_c=87^\circ C$, $T_c=55^\circ C$, 180° half-sine wave, 50 Hz
I_{TRMS}	RMS on-state current	A	785	$T_c=87^\circ C$
I_{TSM}	Surge on-state current	kA	8,0 9,0	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$ tp=10 ms $U_R=0$
I^2t	Limiting load integral	kA^2s	320 405	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$
U_{DRM}, U_{RRM}	Repetitive peak off-state and reverse voltage	V	2800÷3600	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave, 50 Hz Gate open
U_{DSM}, U_{RSM}	Non-repetitive peak off-state and reverse voltage	V	2900÷3700	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave tp=10 ms, Single pulse Gate open
(diT/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/ μ s	400 200	$T_{vj}=125^\circ C$; $U_D=0,67 U_{DRM}$, Gate pulse : 10V, 5 Ω , 1 μ s rise time, 10 μ s
U_{RGM}	Peak reverse gate voltage	V	5	$T_j \min \leq T_{vj} \leq T_{jM}$
T_{stg}	Storage temperature	$^\circ C$	-60÷80	
T_{vj}	Junction temperature	$^\circ C$	-60÷125	

CHARACTERISTICS

U_{TM}	Peak on-state voltage	V	2,2	$T_{vj}=25^\circ C$, $I_{TM}=3,14 I_{TAV}$
$U_{T(TO)}$	Threshold voltage	V	1,2	$T_{vj}=125^\circ C$
R_T	On-state slope resistance	m Ω	0,8	1,57 $I_{TAV} < I_T < 4,71 I_{TAV}$
I_{DRM} I_{RRM}	Repetitive peak off-state and reverse current	mA	90 90	$T_{vj}=125^\circ C$, $U_D = U_{DRM}$ $U_R = U_{RRM}$


CHARACTERISTICS

Symbols and parameters		Units	T443-500	Conditions
I_L	Latching current	A	1	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$ Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
I_H	Holding current	A	0,6	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$, Gate open
U_{GT}	Gate trigger direct voltage	V	2,5 5,0	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$
I_{GT}	Gate trigger direct current	A	0,3 0,85	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$
U_{GD}	Gate non-trigger direct voltage	V	0,25	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$ Direct gate current
I_{GD}	Gate non-trigger direct current	mA	10	
t_{gd}	Delay time	μs	3,2	$T_{vj}=25^{\circ}\text{C}, U_D=500\text{V}$ $I_{TM} = 500 \text{ A}$
t_{gt}	Turn-on time	μs	8	Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
t_q	Turn-off time	μs	250÷320	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=500 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}$, $U_R=100\text{V}$ $U_D = 0,67 U_{DRM}$ $du_D/dt=50 \text{ V}/\mu\text{s}$
Q_{rr}	Recovered charge	μC	1400	
t_{rr}	Reverse recovery time	μs	25	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=500 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}$, $U_R=100\text{V}$
I_{rrM}	Peak reverse recovery current	A	110	
$(du_D/dt)_{crit}$	Critical rate of rise of off-state voltage	V/ μs	500 1000	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$ Gate open
R_{thjc}	Thermal resistance junction to case	$^{\circ}\text{C}/\text{W}$	0,034	Direct current, double side cooled

ORDERING

	T	443	500	34	7	2	
	1	2	3	4	5	6	

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (34=3400 V).
- Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$).
- Group of turn-off time ($du_D/dt=50 \text{ V}/\mu\text{s}$, $K2 \leq 320 \mu\text{s}$, $2 \leq 250 \mu\text{s}$).



Mounting force : 13÷19 kN
Weight : 340 grams