



TET ESTEL AS
ESTONIA

**June
2013**

**Series
T371-320**

Phase Control Stud Mounted Thyristor Type T371-320

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	ITAV 320 A				
Maximum repetitive peak off-state and reverse voltage	UDRM 1600 ÷ 2400 V				
Turn-off time	URRM tq 125; 160; 200; 250 µs				
UDRM, URRM, V	1600	1800	2000	2200	2400
Voltage code	16	18	20	22	24
Tvj, °C	- 60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T371-320	Conditions
ITAV	Mean on-state current	A	320 420	Tc=85 °C, Tc=70 °C 180° half-sine wave, 50 Hz
ITRMS	RMS on-state current	A	502	Tc=85 °C
ITSM	Surge on-state current	kA	9,0 10,0	Tvj=125°C Tvj=25°C
I ² t	Limiting load integral	kA ² s	405 500	Tvj=125°C Tvj=25°C
UDRM, URRM	Repetitive peak off-state and reverse voltage	V	1600÷2400	Tj min≤Tvj≤Tjm 180° half-sine wave, 50 Hz Gate open
UDSM, URSM	Non-repetitive peak off-state and reverse voltage	V	1700÷2500	Tj min≤Tvj≤Tjm 180° half-sine wave tp=10 ms, Single pulse Gate open
(dI/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	320 160	Tvj=125°C ; Ud=0,67 UDRM, Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
URGM	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tjm
Tstg	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷125	


CHARACTERISTICS

UTM	Peak on-state voltage	V	1,8	Tvj=25°C, ITM=3,14 ITAV
UT(TO)	Threshold voltage	V	1,1	Tvj=125°C
RT	On-state slope resistance	mΩ	0,7	1,57 ITAV < IT < 4,71 ITAV
IDRM IRRM	Repetitive peak off-state and reverse current	mA	40 40	Tvj=125°C, UD = UDRM UR = URRM

CHARACTERISTICS				
Symbols and parameters		Units	T371-320	Conditions
I _L	Latching current	A	0,7	T _{vj} =25°C, U _D =12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
I _H	Holding current	A	0,5	T _{vj} =25°C, U _D =12V, Gate open
UGT	Gate trigger direct voltage	V	2,5 5,0	T _{vj} =25°C, T _{vj} =-60°C UD=12V
IGT	Gate trigger direct current	A	0,3 0,85	T _{vj} =25°C, T _{vj} =-60°C
UGD	Gate non-trigger direct voltage	V	0,25	T _{vj} =125°C, UD = 0,67 U _{DRM} Direct gate current
IGD	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	μs	1,6	T _{vj} =25°C, UD=500V IT _M = 320 A
t _{gt}	Turn-on time	μs	3,2	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
t _q	Turn-off time	μs	125÷250	T _{vj} =125°C, IT _M =320 A di _R /dt=10 A/μs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs
Q _{rr}	Recovered charge	μC	1500	T _{vj} =125°C, IT _M =320 A dir/dt=10 A/μs, UR=100V
tr _r	Reverse recovery time	μs	27	
I _{RRM}	Peak reverse recovery current	A	110	
(dU _D /dt) _{crit}	Critical rate of rise of off-state voltage	V/μs	500 1000	T _{vj} =125°C, UD = 0,67 U _{DRM} Gate open
R _{thjc}	Thermal resistance junction to case	°C/W	0,075	Direct current

ORDERING						
	T	371	320	22	7	3
	1	2	3	4	5	6

- 1. Phase control thyristor.
- 2. Design version.
- 3. Mean on-state current, A.
- 4. Voltage code (22=2200 V).
- 5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$).
- 6. Group of turn-off time ($\text{du}_D/\text{dt}=50 \text{ V}/\mu\text{s}$, $2 \leq 250 \mu\text{s}$, $P2 \leq 200 \mu\text{s}$, $3 \leq 160 \mu\text{s}$, $X2 \leq 125 \mu\text{s}$).



Tightening torque : 40 ÷ 60 Nm
Weight : 480 grams