



TET ESTEL AS
ESTONIA

**June
2013**

**Series
T353-800**

**Phase Control Press-Pack
Thyristor
Type T353-800**

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	800 A					
Maximum repetitive peak off-state and reverse voltage	U_{DRM}	2400 ÷ 3600 V					
Turn-off time	t_q	320; 400; 500 µs					
U _{DRM} , U _{RRM} , V	2400	2600	2800	3000	3200	3400	3600
Voltage code	24	26	28	30	32	34	36
T _{vj} , °C	- 60 ÷ 125						

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T353-800	Conditions
I _{TAV}	Mean on-state current	A	800 1335	T _c =91 °C, T _c =55 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	1255	T _c =91 °C
I _{TSM}	Surge on-state current	kA	17 19	T _{vj} =125°C T _{vj} =25°C
I ² t	Limiting load integral	kA ² s	1445 1805	T _{vj} =125°C T _{vj} =25°C tp=10 ms U _R =0
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	2400÷3600	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSR}	Non-repetitive peak off-state and reverse voltage	V	2500÷3700	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave tp=10 ms, Single pulse Gate open
(dI/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	400 200	T _{vj} =125°C ; U _d =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGm}	Peak reverse gate voltage	V	5	T _{j min} ≤T _{vj} ≤T _{jM}
T _{stg}	Storage temperature	°C	-60÷80	
T _{vj}	Junction temperature	°C	-60÷125	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	2,2	T _{vj} =25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,3	T _{vj} =125°C
R _T	On-state slope resistance	mΩ	0,4	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{IDRM} I _{IRRM}	Repetitive peak off-state and reverse current	mA	100 100	T _{vj} =125°C, U _d =U _{DRM} U _R =U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	T353-800	Conditions
I _L	Latching current	A	1,5	T _{VJ} =25°C, U _D =12V Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
I _H	Holding current	A	0,5	T _{VJ} =25°C, U _D =12V, Gate open
U _{GT}	Gate trigger direct voltage	V	2,5 5,0	T _{VJ} =25°C, T _{VJ} =-60°C UD=12V
I _{GT}	Gate trigger direct current	A	0,3 0,85	T _{VJ} =25°C, T _{VJ} =-60°C
U _{GD}	Gate non-trigger direct voltage	V	0,25	T _{VJ} =125°C, U _D = 0,67 U _{DRM} Direct gate current
I _{GD}	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	µs	3,2	T _{VJ} =25°C, U _D =500V I _{TM} = 800 A Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
t _{gt}	Turn-on time	µs	10	
t _q	Turn-off time	µs	320÷500	T _{VJ} =125°C, I _{TM} =800 A di _R /dt =10 A/µs, U _R =100V U _D = 0,67 U _{DRM} du _D /dt=50 V/µs
Q _{rr}	Recovered charge	µC	2900	T _{VJ} =125°C, I _{TM} =800 A dir/dt=10 A/µs, U _R =100V
t _{rr}	Reverse recovery time	µs	38	
I _{rrm}	Peak reverse recovery current	A	153	
(d _{UD} /dt) _{crit}	Critical rate of rise of off-state voltage	V/µs	500 1000	T _{VJ} =125°C, U _D = 0,67 U _{DRM} Gate open
R _{thjc}	Thermal resistance junction to case	°C/W	0,02	Direct current, double side cooled

ORDERING							
T	353	800	32	7	1		
1	2	3	4	5	6		

1. Phase control thyristor.
 2. Design version.
 3. Mean on-state current, A.
 4. Voltage code (32=3200 V).
 5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$).
 6. Group of turn-off time ($\text{d}u_D/\text{d}t = 50 \text{ V}/\mu\text{s}$, $1 \leq 500\mu\text{s}$; $H2 \leq 400\mu\text{s}$; $K2 \leq 320\mu\text{s}$;).



Mounting force : 19 ÷ 28 kN
Weight : 580 grams