



TET ESTEL AS
ESTONIA

**March
2016**

**Series
T243-630**

Phase Control Press-Pack Thyristor Type T243-630

Center amplifying gate

Low on-state and switching losses

Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV} 630 A							
Maximum repetitive peak off-state and reverse voltage	U_{DRM} 1000 ÷ 1800 V							
Turn-off time	t_q 125; 160; 250; 320 µs							
U _{DRM} , U _{RRM} , V	1000	1100	1200	1300	1400	1500	1600	1800
Voltage code	10	11	12	13	14	15	16	18
Tvj, °C	- 60 ÷ 125							

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T243-630	Conditions
ITAV	Mean on-state current	A	630 1120	Tc=90 °C, Tc=55 °C, 180° half-sine wave, 50 Hz
ITRMS	RMS on-state current	A	989	Tc=90 °C
ITSM	Surge on-state current	kA	14,0 15,4	Tvj=125°C Tvj=25°C
I ² t	Limiting load integral	kA ² s	980 1185	Tvj=125°C Tvj=25°C
UDRM,URRM	Repetitive peak off-state and reverse voltage	V	1000÷1800	Tj min≤Tvj≤Tjm 180° half-sine wave, 50 Hz Gate open
UDSM,URSM	Non-repetitive peak off-state and reverse voltage	V	1100÷1900	Tj min≤Tvj≤Tjm 180° half-sine wave tp=10 ms, Single pulse Gate open
(di _T /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	400 200	Tvj=125°C; UD=0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
URGM	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tjm
Tstg	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷125	


CHARACTERISTICS

UTM	Peak on-state voltage	V	1,8	Tvj=25°C, ITM=3,14 ITAV
UT(TO)	Threshold voltage	V	1,1	Tvj=125°C
R _T	On-state slope resistance	mΩ	0,35	1,57 ITAV < IT < 4,71 ITAV
IDRM IRRM	Repetitive peak off-state and reverse current	mA	60 60	Tvj=125°C, UD = U _{DRM} UR = U _{RRM}

CHARACTERISTICS						
Symbols and parameters		Units	T243-630	Conditions		
I _L	Latching current	A	1	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs		
I _H	Holding current	A	0,3	Tvj=25°C, UD=12V, Gate open		
UGT	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C	UD=12V	
IGT	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C		
UGD	Gate non-trigger direct voltage	V	0,25	Tvj=125°C, UD = 0,67 U _{DRM}		
IGD	Gate non-trigger direct current	mA	10	Direct gate current		
t _{gd}	Delay time	μs	3,2	Tvj=25°C, UD=500V IT _M = 630 A		
t _{gt}	Turn-on time	μs	6,3	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs		
t _q	Turn-off time	μs	125÷320	Tvj=125°C, IT _M =630 A dI _R /dt =10 A/μs, U _R =100V UD = 0,67 U _{DRM} dU _D /dt=50 V/μs		
Q _{rr}	Recovered charge	μC	1500	Tvj=125°C, IT _M =630 A dI _R /dt =10 A/μs, UR=100V		
t _{rr}	Reverse recovery time	μs	27			
I _{rrm}	Peak reverse recovery current	A	110			
(dUD/dt) _{crit}	Critical rate of rise of off-state voltage	V/μs	500 1000	Tvj=125°C, UD = 0,67 U _{DRM} Gate open		
R _{thjc}	Thermal resistance junction to case	°C/W	0,03	Direct current, double side cooled		

ORDERING							
	T	243	630	18	7	2	
	1	2	3	4	5	6	

1. Phase control thyristor.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (18=1800 V).
5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V/}\mu\text{s}$, $7 \geq 1000 \text{ V/}\mu\text{s}$).
6. Group of turn-off time ($dU_D/dt=50 \text{ V/}\mu\text{s}$, $K_2 \leq 320 \mu\text{s}$, $2 \leq 250 \mu\text{s}$, $3 \leq 160 \mu\text{s}$; $X_2 \leq 125 \mu\text{s}$).



Mounting force : 13÷19 kN
Weight : 340 grams