



TET ESTEL AS
ESTONIA

March
2016

Series
T153-1600

Phase Control Press-Pack
Thyristor
Type T153-1600

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV} 1600 A				
Maximum repetitive peak off-state and reverse voltage	U_{DRM} 200 ÷ 600 V				
Turn-off time	U_{RRM} 100; 125; 160 μs				
	t_q				
U_{DRM}, U_{RRM}, V	200	300	400	500	600
Voltage code	2	3	4	5	6
$T_{vj}, °C$	- 60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T153-1600	Conditions
I_{TAV}	Mean on-state current	A	1600 2575	$T_c=87°C$, $T_c=55°C$, 180° half-sine wave, 50 Hz
I_{TRMS}	RMS on-state current	A	2512	$T_c=87°C$
I_{TSM}	Surge on-state current	kA	33 36	$T_{vj}=125°C$ $T_{vj}=25°C$ tp=10 ms $U_R=0$
I^2t	Limiting load integral	kA^2s	5445 6480	$T_{vj}=125°C$ $T_{vj}=25°C$
U_{DRM}, U_{RRM}	Repetitive peak off-state and reverse voltage	V	200÷600	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave, 50 Hz Gate open
U_{DSM}, U_{RSM}	Non-repetitive peak off-state and reverse voltage	V	300÷700	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave tp=10 ms, Single pulse Gate open
(di/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	$A/\mu s$	400 200	$T_{vj}=125°C$; $U_D=0,67 U_{DRM}$, Gate pulse : 10V, 5 Ω, 1 μs rise time, 10 μs
U_{RGM}	Peak reverse gate voltage	V	5	$T_j \min \leq T_{vj} \leq T_{jM}$
T_{stg}	Storage temperature	°C	-60÷80	
T_{vj}	Junction temperature	°C	-60÷125	

CHARACTERISTICS

U_{TM}	Peak on-state voltage	V	1,5	$T_{vj}=25°C$, $I_{TM}=3,14 I_{TAV}$
$U_{T(TO)}$	Threshold voltage	V	0,92	$T_{vj}=125°C$
R_T	On-state slope resistance	mΩ	0,08	$1,57 I_{TAV} < I_T < 4,71 I_{TAV}$
I_{DRM} I_{RRM}	Repetitive peak off-state and reverse current	mA	100 100	$T_{vj}=125°C$, $U_D = U_{DRM}$ $U_R = U_{RRM}$


CHARACTERISTICS

Symbols and parameters		Units	T153-1600	Conditions
I_L	Latching current	A	1,0	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$ Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
I_H	Holding current	A	0,5	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$, Gate open
U_{GT}	Gate trigger direct voltage	V	2,5 5,0	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$
I_{GT}	Gate trigger direct current	A	0,3 0,85	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$
U_{GD}	Gate non-trigger direct voltage	V	0,25	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$ Direct gate current
I_{GD}	Gate non-trigger direct current	mA	10	
t_{gd}	Delay time	μs	3,2	$T_{vj}=25^{\circ}\text{C}, U_D=500\text{V}$ $I_{TM} = 1600 \text{ A}$
t_{gt}	Turn-on time	μs	6,3	Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
t_q	Turn-off time	μs	100÷160	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=1600 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}$, $U_R=100\text{V}$ $U_D = 0,67 U_{DRM}$ $du_D/dt=50 \text{ V}/\mu\text{s}$
Q_{rr}	Recovered charge	μC	900	
t_{rr}	Reverse recovery time	μs	20	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=1600 \text{ A}$
I_{rrM}	Peak reverse recovery current	A	90	$di_R/dt = 10 \text{ A}/\mu\text{s}$, $U_R=100\text{V}$
$(du_D/dt)_{crit}$	Critical rate of rise of off-state voltage	V/ μs	500 1000	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$ Gate open
R_{thjc}	Thermal resistance junction to case	$^{\circ}\text{C}/\text{W}$	0,019	Direct current, double side cooled

ORDERING

	T	153	1600	6	7	4	
	1	2	3	4	5	6	

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (6=600 V).
- Critical rate of rise of off-state voltage (6 \geq 500 V/ μs , 7 \geq 1000 V/ μs).
- Group of turn-off time ($du_D/dt=50 \text{ V}/\mu\text{s}$, 3 \leq 160 μs , X2 \leq 125 μs ; 4 \leq 100 μs).



Mounting force : 19 ÷ 28 kN

Weight : 480 grams